Abstract-A mechanism for the reduction of dynamic energy dissipation in the computing circuit is described. The resonant circuit with controlled switches conserves the stored energy by recovering upto 90% of energy that would be otherwise lost during logic state transitions. This energy-conserving approach preserves thermodynamic entropy, ideally preventing heat generation in the system. This approach is used in a proposed resonant clocking and logic application without dynamic energy dissipation.
information and can therefore reduce the dissipation to heat [6] [7] [8] [9] .
In order to maintain continuous scaling for terascale integration with CMOS logic, it is necessary to dramatically reduce heat generation by reducing energy dissipation in a computing system [2] . Reusing or conserving the stored energy (used to represent the information) during logic transitions can reduce the heat generation in a computing system. This means that the computing systems in thermodynamic equilibrium with its environment. Reversible computation strictly preserves the thermodynamic entropy. The requirement for implementing reversible logic is to avoid any destruction of information, and to drastically reduce the energy dissipation of all operations in the system so that they approach physical reversibility [9, 10] .
In this paper, we present an energy conserving resonant circuit with externally controlled FET switches that generates an energy-efficient 'flat-topped' (quasi trapezoidal) output waveform. This clocked voltage waveform is required for performing digital logic computation in a thermodynamically reversible fashion to recycle the energy from cycle to cycle, and to reduce clock jitter and skew. In addition, we also present a building block for a reversible logic architecture based on a resonant circuit with properly timed input and control signals. This idea has also been used to realize a logic inverter.
II. IDEAS AND IMPLEMENTATION

A. Conventional CMOS Logic
We first discuss a conventional CMOS inverter shown in Fig. l(a) . When the input voltage is low (logic zero), the output voltage becomes Vdd (logic' 1 ') by charging the load capacitor CL through the PMOS transistor Sl. Similarly, for high input voltage with logic '1', the output node is discharged to -Vdd level (logic '0') through the NMOS transistor S2. To calculate the energy dissipation, we use a simplified RC model of the logic circuit, shown in Fig.l(b) and (c). For an abrupt transition, analysis of this circuit gives the charging current, i(t) = (VdclRo,J exp(-t IRonCJ. The energy stored in the load capacitor CL during the charging phase is, 2 2t
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B. Resonant Energy conserving Logic
The dynamic energy dissipation in a computing circuit, that associated with processing information, can be reduced to zero in reversible computation, but the energy used to encode information in the circuit must be recovered and reused. This can be accomplished by incorporating a series resonant circuit to provide energy to, and recover energy from, the logic circuit in a gradual and controlled manner. Fig. 2(a) depicts the schematic of the proposed energy conserving circuit that generates an output pulse with a sinusoidal ramp at the rising and falling edges. The resonant circuit incorporates a high-Q inductor LER connected in series with capacitors CL and CER, along with switching transistors. Energy is taken from CER and delivered to the load capacitor CL during the charging phase and is returned in the discharge phase, as shown in Fig. 2(a) . The operation of the proposed circuit for clocking is based on the input control signals and inductor current waveforms shown in the timing diagram of The novelty of this approach is the controlled switching operation using transistors in the resonant circuit. This aids the reversible energy transfer between the load capacitor and non-dissipative inductor during logic state transitions. An externally controlled switch S3 controls the energy transfer during each state transition. The other two controlled switches Sland S2 are responsible for holding the output at logic 0 or 1. The capacitor CER is precharged voltage of VdJ2. In the charging phase, the switch S3 is turned on by applying control signal VC/r to the gate of transistor S3 according to timing diagram as shown in Fig. 3 . Current flows into the load capacitor CL and an electromotive force (EMF) is generated in LER. When the output voltage VOIII reaches the same potential (VdJ2) as the storage capacitor Cm the EMF of LER begins to collapse and the current is forced to flow in the same direction through the inductor LER, forcing the VOIlI to approach Vdd. The output voltage of Vdd is independent of the values of LER and CL in the circuit, and their values serve to control the transition periods of output pulse.
The output voltage VOIlI reaches Vdd at the point when the current h in the series inductor becomes zero. At this time, the switch S3 is turned off, and the switch S 1 is turned on. This holds the output voltage at Vdd for finite time, giving the flattop of the output pulse. A small amount of energy will be drawn from Vdd through switch S 1 to bring the output to the full logic 1, and replenish any energy dissipated in the resonant circuit. In the discharge phase, the switch S3 is turned on while the other switches are turned off.
;" JS 3 Va ;;jhr C , m LER, CER and CL again form a series resonant circuit for energy transfer from CL to the inductor LER by current flowing out of CL through LER. This causes a build up of EMF in LER in a direction opposite to the charging phase, returning charge to the capacitor CER. When VOIII decreases to VdJ2, the EMF of LER collapses and forces the current in same direction through the LER, forcing VOIlI to reach ground.
At this point the current h becomes zero and the switch S3 is turned off, and the switch S2 is turned on to hold the output voltage to ground. In this way, the resonant driver with externally controlled switches generates a sequence of output voltage pulse with fmite flat tops. This circuit can be used for adiabatic clocking [12, 13] , and especially 'Bennet clocking' [14] in reversible logic computation. The capacitor CER is initially charged to Vdj2 voltage before starting the computation. The restoring voltage (Vd!2) in the storage capacitor (CER) is assumed to be stable during charging and discharging of CL, requiring that the designed value of CER is larger than that of CL. Here, the energy recovery capacitor CER is used as an electrical reservoir, providing energy back and forth to load capacitor CL, without requiring an additional power supply.
C. Derivation of energy dissipation & Recovery e f ficiency
The proposed method for conserving the stored energy during digital switching of states is based on an energy recovery mechanism using a series resonant circuit with controlled switching. The switching action of transistor switch S3 controls the flow of current through the circuit, thus gradually storing energy in the inductor. Here the inductor behaves as an "electrical flywheel" assisting the transfer of energy between CER and CL. For a practical circuit model, the resistance Ron associated with the transistor switch is included with inductance LER, and capacitances CER and CL in the circuit. The resistance in the circuit introduces the damping in the oscillating waveforms, and results in some energy dissipation. In order to calculate energy dissipation, the output voltage (Vault)) and current (h(t )) flowing through the circuit can also be computed based on the series RLC analysis of the circuit shown in Fig.  2(b) . From Kirchhoffs Voltage Law (KVL), we fmd the relation for voltage as, l/CER h t dt + hRon + LER (dh dt) 
Where a=Ro,/2LER is the attenuation frequency, W d = W5 -a 2 is the angular frequency of oscillation and Wo = 1/ (LERCtot) is a resonant frequency with total capacitance,Ctot = CLCER/(CL + CER). Finally, the output voltage Vout t = l/CL IL t dtis calculated by [10] ,
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Without switches S 1 and S2, the output voltage is oscillating with a frequency CiJd for the under damped condition (a < wo ) met by an appropriate choice of the lumped parameters of LER, CL, and CER in the energy conserving computing circuit. The output waveform of the series resonant circuit combines with Sl and S2 to generate a 'flat-topped' (quasi trapezoidal) energy-efficient fmal output pulse at each rising and falling edges. The resistive losses associated in the circuit can be calculated from 1/ Ron in the switches to find in energy dissipation. Using eq. 4, the energy dissipation per complete cycle of oscillation can be expressed as A figure of merit for a computing circuit can be defmed as the energy recovery efficiency IJrec=[Eslored -Ediss}/Eslored X IOO%. For conventional CMOS with no energy recovery mechanism, the stored energy in the load capacitor CL during charging phase is completely lost as heat in the switching transistor during discharging phase, resulting in ESlored= Ediss and recovery efficiency of IJrec= O%.
Using resonant switching, in a lossless high-Q circuit asymptotically recovers all the energy leading to Ediss=O and IJrec= IOO%. Practically, there is resistive loss (i.e. l/Ran) in the switches, leading to some dissipation. Using eq. 6, the energy recovery efficiency IJrec taking into account the resistive loss, can be calculated by,
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The energy recovery efficiency depends on the lumped components in a computing circuit. In order to achieve high recovery efficiency, the resistive losses should be minimized by incorporating high precision switches with very low on resistance and high-Q lossless inductor. The quality of an inductor is measured by a quality factor Q, which represents the amount of energy stored in the form of magnetic field to the amount of energy dissipated in an inductor per cycle [15, 16] . The value of Q is limited by energy loss due to parasitics in the inductor. In order to obtain a high Q value of inductor, the values of parasitics (resistance and capacitance) in the inductor have to be lowered.
D. Design of energy recovery system & calculation of energy recovery e f ficiency
The energy recovery circuit is designed for a technology with fixed resistance associated with a transistor switch and load capacitance. The inductance LER can be adjusted to form a series resonant circuit at a required frequency of operation with minimum energy loss. In the circuit of Fig.2 , the only component that dissipates energy is the transistor switch. The calculated energy dissipation in eq. 5 has included the non-zero on resistance of MOS switch. The resistance of an N-channel MOSFET, Ron = Vd/h operating in linear region (i.e. Vds«Vgs_V, for quasi-static switching) is given by [10, 11] ,
Where L is the channel length of MOS transistor, J1n is the effective carrier mobility in the channel, Co= WLcox is the gate capacitance, W is the channel width of transistor and cox is the oxide capacitance. For a typical 50nm node, the gate overdrive voltage (Vgs-V, )�IV, J1n=500cm 2 IV.S, L=50nm, W=100um and Co= 100xlO-6 *50xl0-9 *3.9*8.85xlO-12/ 1.5x 10-9 =1.1 x 10-1 3 F with 1.5nm gate oxide thickness, the on-resistance calculated by eq. 8 gives Ron=0.45n. The load capacitance CL in the circuit is assumed to be IpF. From the analysis of output voltage and current waveforms of resonant circuit in equations 5 and 4, for under-damped or critically damped condition, ltJd increases as LER decreases up to a maximum, ltJdmGx=lIRonCIO" and then decreases, thus requiring the value of minimum inductance, LER.nll n. in the circuit is LER,min = R;nCtot/2. For designing of energy recovery resonant circuit, the inductance (loss less high-Q factor) value should be larger than the LER,min, thus providing underdamped oscillation and recovers most of the energy. From the circuit analysis, the energy dissipation due to charging and discharging the gate of two transistor switches in a conventional logic gate is equal to CLVJ d ' By incorporating resonant energy conserving mechanism, the restored energy in the energy recovery capacitor CER with Vddl2 forcing voltage is equal to (1 8) CERVJ d ' From these two relations, the value of CER should at least be 8x larger than CL (CER? 8CL) in order to maintain stable Vdj2 forcing voltage in the CER during switching. Using eq. 6, and assuming the values of CL=lpF, CER=8pF and Ron=0.45n, 20n, 50n, the energy recovery efficiency '1rec is calculated and plotted with inductance LER with values in the range of 1 to 500nH. The results are shown in Figs. 5 and 6. In Fig. 5 , it is shown that the energy recovery efficiency is higher (closed to 100%) for Ron=0.45n, while the efficiency is reduced with increasing Ron (because of more resistive losses). More than 90% of the energy can be recovered for resonant switching at proper designing conditions. The operating conditions for circuit design can be optimized at LER=I-20nH with fixed load capacitance, CL for a technology, generating an energy-efficient GHz clock pulse. Fig. 6 shows the plot of energy recovery efficiency as a function of inductance for different values of CER at Ron=10n and CL=lpF. The recovery efficiency remains constant for the values of energy recovery capacitor CER =8, 20, 30 and 50pF (our predicted designed value CER?8CL), with little reduction even at value of CER=4pF. For CER=O.lpF (i.e. CER<C/J, the recovery efficiency is reduced. From the analysis and Fig. 6 , the designed value of energy recovery capacitor CER can be optimized to CER?8CL in order to maintain high recovery efficiency and stable Vddl2 voltage during 10 eration.
e' 75 The inductor in a resonant circuit can physically be realized as the distributed spiral thick metal layers in an on-chip [15] [16] [17] [18] .
Using the value of on-chip spiral inductor of LER�7.4nH (with Q � 6.76, total parasitic resistance, Rp� 15kn, and capacitance, Cp� 1.3pF) at 1 GHz frequency [15] , 71% of the energy can be recovered based on our energy recovery circuit and its analysis. A high-Q (low parasitic loss) inductor is required for operating this energy recovery circuit with high recovery efficiency. An off-chip discrete inductor with high-Q can also be used to generate resonant clocking pulse.
III. BUILDING BLOCK FOR REVERSIBLE LOGIC ARCHITECTURE AND REALIZATION OF LOGIC INVERTER
In addition to clocking circuits, this approach can be applied to logic gates. Figs. 7(a) and (b) show a schematic of a resonant logic inverter with control signals. Fig. 7(c) shows the building block for reversible logic architecture with corresponding input, output and special control signals. This whole block can be considered as a reversible state machine for performing logic operation in an ASIC (Application Specific Integrated Circuit) design style. In the state machine block diagram, the output logic states (00, OJ' .... ,On) are generated by Boolean algebraic operation on input logic states (la, h .... ,In). Based on these input and output bits, the special control signals (VelrJ. VClr4. Velr5) are generated to provide timing signals to the resonant energy turned on for resonant energy transfer during logic transitions. In Fig.(S) , at T2, T6, the switch S2 is turned on for holding an output to logic "0" (ground), while the other switches, SI and S3 are turned off. Similarly, at T4, the PMOS switch, Sl is turned on to hold VOIII to logic 1 (Vdd) , while other switches, S2 and S3 are turned off. In this fashion, the logic gate generates an output logic pulse VOIII ' which is an inverse function of the input logic pulse as shown in Fig. S . triggers the rising (0--+ 1) and falling (1--+0) edges of the output logic pulse, can be generated by a standard pulse detector circuit. Vclr4 and Velr5 are generated by input VelrJ using the circuit in Fig. 7(b) . The control pulse, Velr4, is the same as input logic pulse that controls the gate of PMOS switch Sl. At Tl, n, T5, and T7, the PMOS switch SI, and NMOS switch S2, are turned off, while NMOS switch S3 is 
IV. CONCLUSION
In summary, an energy recovery mechanism based on a resonant circuit with controlled switching during logic transitions is presented. This method is used for conserving the stored energy during switching of states, thus aiding computation in thermodynamically reversible fashion with asymptotically zero energy loss. The proposed resonant circuit with FET switches generates a "flat-topped" output waveform, which is needed to enable low energy, reversible, computation.
We also derived the energy recovery efficiency and showed that more than 90% of energy can be recovered by resonant switching with proper design of the circuit. In addition to low energy clocking waveform generation, this approach can be applied to logic gates. Special control signals with proper timing are required to realize the logic gates. Additionally, this energy efficient switching approach can also be applied to high voltage drive circuitry used in consumer electronics, such as field emlSSlOn displays, Liquid crystal displays (LCD) backlighting driving, and the interfacing of a circuit to the external world.
